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Abstract. Future Systems-on-Chip (SoC) will consist of
many embedded functional units like e.g. embedded pro-
cessor cores, memories or FPGA like structures. These
SoCs will have huge communication demands, which can
not be fulﬁlled by bus-based communication systems. Possi-
ble solutions to this problem are so called Networks-on-Chip
(NoC).
These NoCs basically consist of network-interfaces which
integrate functional units into the NoC and routing-switches
which connect the network-interfaces. Here, VLSI-based
routing-switch implementations are presented. The charac-
teristics of these NoCs like performance and costs (e.g. sili-
con area respectively logic elements, power dissipation) de-
pend on a variety of parameters. As a routing-switch is a key
component of a NoC, the costs and performance of routing-
switches are compared for different parameter combinations.
Evaluated parameters are for example data word length, ar-
chitecture of the routing-switch (parallel vs. centralized im-
plementation) and routing-algorithm.
The performance and costs of routing-switches were
evaluated using an FPGA-based NoC-emulator. In ad-
dition different routing-switches were implemented using
a 90nm standard-cell library to determine the maximum
clock frequency, power-dissipation and area of a VLSI-
implementation. The power consumption was determined by
simulating the extracted layout of the routing-switches. Fi-
nally, these results are benchmarked to other routing-switch
implementations like Aetheral and xpipes.
1 Introduction
The complexity of VLSI-chips is increasing more and more
due to recent improvements in VLSI-technology (ITRS,
2005). As the requirements given by applications concerning
e.g. computing power and/or power-dissipation are increas-
ing, VLSI-chipsmoreandmoreturntosocalledSystems-on-
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Figure 1: NoC with mesh topology 
Fig. 1. NoC with mesh topology.
Chip. These SoCs consist of functional units like for exam-
ple processor-cores, memories, DSPs or embedded FPGAs.
The number of functional units in these SoCs is constantly
increasing (Blume et al., 2005) and is supposed to reach the
mark of hundred in the near future (Borkar et al., 2005).
The communication demands of applications mapped onto
these complex SoCs will be very high. For example, high
throughput shall be provided at minimal latency, with guar-
anteed quality of service (QoS) and as much ﬂexibility as
possible. Furthermore, the communication should cause
minimal costs, in terms of area and power consumption.
As the number of functional units in SoCs will increase in
the future the communication-structure should although be
scalable. Traditional communication structures like on-Chip
busses or point-to-point connections cannot fulﬁll these de-
mands. Often quoted solutions to this problem are Network-
on-Chip architectures (Benini and De Micheli, 2002).
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Figure 2: Centralized architecture of a routing-switch with 4  ports.  Fig. 2. Centralized architecture of a routing-switch with 4 ports.
The performance and costs caused by these NoCs strongly
depend on NoC-speciﬁc parameters like topology (Neuen-
hahn et al., 2006), data word length, routing-algorithm and
many more (Bjerregaard and Mahadevan, 2006). These
NoC-parameters span a huge design-space for NoCs. As
each application or application-class has different commu-
nication requirements the appropriate NoC-parameter com-
bination that fulﬁlls these requirements at minimal costs has
to be found (Ahonen et al., 2005; Benini, 2006).
The implementation effort of NoCs with an altered param-
eter set, e.g. modiﬁed topology or data word length, should
be low. Therefore, a modular and generic NoC-architecture
like e.g. xpipes (Bertozzi and Benini, 2004) or the NoC-
architecture presented in Sect. 2 is needed. Such generic ar-
chitectures allow a modiﬁcation of single NoC-parameters at
minimum design effort.
A key-component of NoCs concerning area, energy dis-
sipation and performance is the routing-switch. Hence, a
detailed analysis of implementation costs and inﬂuence on
performance of routing-switches featuring different NoC-
speciﬁc parameters is needed.
The NoC-parameter routing-algorithm has great impact on
the performance of NoCs. Many different algorithms for
computer networks and NoCs have been proposed and evalu-
ated (Duato et al., 2003; Moraes et al., 2004). But these eval-
uations did not regard the impact on implementation costs
and focus only on performance aspects.
The architecture of routing-switches and the functionality
of its building blocks are presented in Sect. 2. An evalua-
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Figure  3: Overview of routing-algorithms for Network-on-Chip.  Fig. 3. Overview of routing-algorithms for Network-on-Chip.
tion of the performance of these routing-switches and imple-
mentation results concerning area and power are presented
in Sect. 3. The NoC-parameters data word length, routing-
algorithm and number of ports have been varied in cause of
the experiments. Finally, an implemented routing-switch is
compared to routing-switches recently published.
In Sect. 4 the design space of routing-switches is dis-
cussed, before in Sect. 5 a conclusion is given.
2 Modular and generic Network-on-Chip
The modular and generic NoC framework which was intro-
duced in Neuenhahn et al. (2006) features three basic build-
ing blocks: network-interface, routing-switch and link. The
network-interface is the gateway between NoC and a func-
tional unit, the routing-switch routes data through the NoC
and the link represents the connections between these build-
ing blocks. The arrangement of these blocks is deﬁned by the
NoC-parameter topology. The options of possible topologies
range from classic topologies like mesh (see Fig. 1), torus or
startopologiestoapplicationspeciﬁchierarchicaltopologies.
Every NoC component, network-interface, routing-switch
and link, consists of different modules. Each of these mod-
ulescanbeimplementedindifferentwaystorealizeadeﬁned
functionality. For example the module which is used for ap-
plying error-correcting or error-detecting codes in network-
interfaces or routing-switches can be implemented using no
coding, parity code or Huffman-codes (Neuenhahn et al.,
2007).
This modular and generic approach enables the implemen-
tation of NoC with a variety of NoC-speciﬁc parameters at
minimal design effort. In Neuenhahn et al. (2007) a NoC
design-ﬂow based on this framework was presented.
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Figure 4: FPGA-based emulation environment.  Fig. 4. FPGA-based emulation environment.
A routing-switch for NoCs consists of a switch, which
connects the input ports with corresponding output ports.
This switch is controlled by an arbiter, which grants or re-
fuses the access to an output port. The routing-decision,
to which output port data should be routed, is made in the
router. This decision is based on the routing-algorithm, the
position of the routing-switch in the network and the target
address of the data. In case of adaptive routing-algorithms,
the state of the routing-switch, e.g. used ports, is regarded as
well. Here, circuit switching is used as switching technique
and therefore no buffers are needed inside a routing-switch.
Different routing-switch architectures have been analyzed.
The centralized architecture presented in Fig. 2 features the
smallest area at negligible performance decrease compared
to a distributed architecture. Depending on the timing-
requirements, additional registers at the input ports can be
applied to perform pipelining.
Routing-algorithmsforNoCscanbedistinguishedinstatic
and adaptive routing-algorithms, as depicted in Fig. 3. Static
algorithms route the data always on the same path from the
source to the destination. A widely used class of static
routing-algorithms is dimension-order routing. In a NoC
with mesh topology, as depicted in Fig. 1, such an algo-
rithm is XY-routing. The data is at ﬁrst routed in X-direction
and afterwards in Y-direction over the NoC. The state of a
routing-switch, e.g. if an output port is already used, is not
regarded. In this case data transmission is aborted and reini-
tiated by the network-interface at a later point of time. The
routing-algorithm can be implemented as a state-machine or
as a routing-table.
Adaptive routing-algorithms can be distinguished in algo-
rithms supporting only minimal paths and algorithms sup-
porting non-minimal paths. The latter algorithms are not re-
garded in the following evaluation.
  15
XY-Routing
Adaptive
XY-Routing
XY-Routing, 
Backtracking
0
5
10
15
20
25
30
35
40
0 25 50 75 100
Requested utilization [%]
A
c
h
i
e
v
e
d
 
u
t
i
l
i
z
a
t
i
o
n
 
[
%
]
 
Figure 5: Performance of different routing-algorithms for a NoC with Mesh topology and 
16 functional units. 
Fig. 5. Performance of different routing-algorithms for a NoC with
Mesh topology and 16 functional units.
The adaptive XY-routing-algorithm routes data at ﬁrst in
X-direction. If an output port determined by the XY-routing
is already used, an alternative output port is chosen, which
leads the data directly towards the target. If no feasible out-
put port can be determined, the data transmission is cancelled
and reinitiated by the sending network-interface at a later
point of time.
Using adaptive XY-routing with backtracking the data
transmission is not cancelled when all feasible output ports
of a routing-switch are blocked. Instead of that, another rout-
ing attempt at the previous routing-switch, if present, is per-
formed.
3 Performance and implementation results
To evaluate the inﬂuence of the routing-algorithm on the per-
formance of NoC an FPGA-based emulator (Neuenhahn et
al., 2006) was used. This FPGA-based NoC-Emulator emu-
lates a NoC on an FPGA. Even on modern FPGAs it is difﬁ-
cult to handle the complexity which is required for emulating
a complex SoC. To solve this problem, the functional units of
a SoC e.g. processor kernels or memories are replaced with
abstract data sources and data sinks. With this abstracted
functional units the NoC can be emulated.
The FPGA-based generic emulation environment depicted
in Fig. 4 consists of an FPGA and a PC. The PC is used to
synthesize the FPGA-conﬁguration, initiate experiments and
evaluate the results of the experiment. The FPGA contains
the NoC to be emulated (see Sect. 2), trafﬁc-sources and -
sinks which emulate functional units of a SoC and a soft-core
processor(AlteraCorporation, 2007)whichisusedtocontrol
the data-sources and evaluate the raw results generated by the
data-sinks.
www.adv-radio-sci.net/6/145/2008/ Adv. Radio Sci., 6, 145–150, 2008148 M. C. Neuenhahn et al.: Quantitative design space exploration of routing-switches for Network-on-Chip
  16
Arbiter
Switch
Register
Router
0
5000
10000
15000
20000
XY-Routing Routing-Table Adaptive XY-
Routing
Adaptive XY-
Routing.
Backtracking
F
l
ä
c
h
e
 
[
µ
m
²
]
 
Figure 6: Area distribution of routing-switches with 5 ports, 32 bit data word length, registers 
at the input port and varied routing-algorithms. 
Fig. 6. Area distribution of routing-switches with 5 ports, 32 bit
data word length, registers at the input port and varied routing-
algorithms.
As depicted in Fig. 5, for a requested utilization smaller
than 20% no inﬂuence on the performance of the NoC de-
pending on the routing-algorithm occurs. Applying a higher
utilization, adaptive algorithms result in a higher perfor-
mance than the static routing-algorithms. The adaptive XY-
routing with backtracking has obviously the highest perfor-
mance. For a requested utilization the achieved utilization is
about 15% higher than the achieved utilization obtained by
the other algorithms.
Further experiments using other topologies and different
NoC-sizes show that the differences in performance depend-
ing on these routing-algorithms increase for bigger and de-
crease for smaller NoCs.
The area needed for a VLSI-implementation of a routing-
switch was obtained using the following design ﬂow. At ﬁrst,
the VHDL-code describing the routing-switch was synthe-
sized using Synopsys Design Compiler (Synopsys, 2007).
The resulting netlist was used in the place-and-route tool
Encounter (Mentor Graphics, 2006). For veriﬁcation and
power evaluation the resulting layout has been extracted into
a SPICE-netlist (Cadence, 2006) which has been simulated
using NanoSim (Synopsys, 2006). A 90nm technology from
TSMC and a standard-cell library from Artisan Components
(Artisan Components Inc., 2005) has been used. The links,
connected to each routing-switch are assumed to have a
length of 1mm. The resulting capacity on each output port is
calculated to 0.148pF (5 × minimum distance to neighbors,
toggling against each other) and the operating frequency is
1GHz. All results are computed using slow operating condi-
tions.
As depicted in Fig. 6 the differences in area dissipation
for routing-switches with 5 ports, 32 bit data word length
and additional registers at the input ports featuring different
routing-algorithms is less than 5%. The total area needed for
control, router and arbiter, is about 20% of the total routing-
switch area.
The correlation of routing-switch area, data word length
and number of ports is presented in Fig. 7. There is a linear
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Figure 7: Total area of a routing-switch with XY-routing and input port registers for varied 
data word length and different numbers of ports. 
Fig. 7. Total area of a routing-switch with XY-routing and input
port registers for varied data word length and different numbers of
ports.
dependency of the area and the data word length. The gra-
dient of the linear area function is determined by the num-
ber of ports. The area consumed by registers and the switch
block increases with higher data word length whereas the
area needed for router and arbiter remains constant.
The power consumption depends on the state of the
routing-switch. As in this work circuit switching is per-
formed, the routing-switch/output ports can be in the follow-
ing states: “idle”, “determine connection target”, “wait for
connection to establish”, “active connection” and “destroy
connection”.
In the state “idle” no action is performed, while in the
state “determine connection target” the arbiter and router
determine the target port of the connection. As this state
lasts only three cycles, the contribution to the overall energy-
consumption is negligible. The state “wait for connection to
establish” has approximately the same power consumption
than the “idle” state. The highest power consumption and
the dominant part in energy needed for a data transmission
is used in the state “active connection”. As the state “de-
stroy connection” lasts only two clock-cycles, its share to the
overall energy of a data transmission is negligible, too.
The power consumption of a single routing-switch is
shown in Fig. 8. It is in the state “active connection” with
one active connection. It depends nearly linear on the data
word length, whereas the gradient is deﬁned by the number
of ports. A routing-switch can feature several connections
simultaneously. Hence, these states can be superposed by
other active connections.
To compare this routing-switch to implementations pub-
lished, the area and maximum clock-frequency have been
scaled to a 90nm technology. In addition to that, the
area has been normalized to one bit data word length, as
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Figure  8: Total power consumption of a routing-switch with XY-routing and input port 
registers for varied data word length and different numbers of ports with one active 
connection and a toggle-rate of approximately 25%. 
Fig. 8. Total power consumption of a routing-switch with XY-
routing and input port registers for varied data word length and dif-
ferent numbers of ports with one active connection and a toggle-rate
of approximately 25%.
the implementations presented feature data word lengths
from 16 to 32bit. The values are taken from Rijpkema et
al. (2003)(Aetheral), Vangal et al. (2007) (Intel), Lattard et
al. (2007)(STM), Stergiou et al. (2005) xpipes and Wolkotte
et al. (2005)(4S and 4s(Packet)). These values are enlisted in
Fig. 9.
The comparison in Fig. 9 shows that the implementation
described here has the smallest area consumption. These re-
sults are based on the fact that in most implementations, be-
sides the implementation named 4S, packet switching is per-
formed, while in this work circuit switching is performed.
Hence, no buffers are needed in this routing-switches result-
ing in smaller area.
The implementations 4S, xpipes and Intel outperform the
implementation presented in this work concerning the max-
imum clock-frequency, but this implementation was opti-
mized for the clock-frequency of 1GHz. A further enhance-
ment can easily be achieved by modifying the synthesis pa-
rameter at the cost of a slightly increased area.
4 Design space of routing-switches for NoC
In Fig. 10 different routing-switch implementations have
been evaluated concerning the area used and the performance
a NoC featuring these routing-switches achieves. The NoC
has a mesh topology with 16 functional units attached. It fea-
tures circuit switching and no error protection at data word
level.
The data word length was varied from 16 to 256bit; the
routing-algorithms presented were used and input ports with
and without registers were applied.
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Figure 9: Comparison of routing-switch implementations concerning area and maximal clock 
frequency. The area and maximum clock-frequency was scaled to a 90 nm technology. 
Fig. 9. Comparison of routing-switch implementations concerning
area and maximal clock frequency. The area and maximum clock-
frequency was scaled to a 90nm technology.
To achieve performance ﬁgures in terms of average la-
tency, several experiments have been carried out using the
FPGA-based emulator. Benchmarks based on random data
trafﬁc with a requested data rate of 204.8GBit/s were applied
to the various NoC instantiations. The NoC implemented
with standard cells should operate at a clock-frequency of
1GHz.
The dots in Fig. 10 representing routing-switch implemen-
tations result in a pareto-front. For each of these implementa-
tions laying on the pareto-front no other implementation ex-
ists featuring a higher performance (lower average latency) at
lower or equal implementation costs, expressed in area. For
a given combination of requested data rate and allowed av-
erage latency the NoC-parameter set fulﬁlling these require-
ments at minimal routing-switch area can be identiﬁed using
this diagram.
5 Conclusion
In this work routing-switch implementations for different
NoC-speciﬁc parameter combinations have been presented.
It has been shown that the routing-algorithm has a signiﬁcant
impact on the performance and only a small impact on the
resulting costs, especially for NoCs with a high data word
length. Hence, the adaptive XY-routing with backtracking is
the favorable routing-algorithm in most cases.
Furthermore, the dependency of area and power of
routing-switches on the parameters data word length and port
number has been presented. Compared to routing-switch
implementations published, these implementations feature a
muchsmallerarea. Thepresenteddesignspaceexplorationis
essential for determining an efﬁcient NoC-speciﬁc parameter
combination for given communication demands.
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Fig. 10. Pareto-plot of routing-switch implementations.
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